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Abstract—To provide the generic clock, trigger and control
function and fulfill the data transmission performance require-
ment in high energy physics (HEP) experiments, a MicroTCA
Fast Control board (uFC) was developed based on the Advanced
Mezzanine Card (AMC) specification. Built around the Xilinx
Kintex-7 FPGA, the uFC provides users with a platform with data
memory, reference clock, trigger and SFP+ (Small Form-factor
Pluggable) connections that are required in general experiment.
In addition, it has access to two on-board FPGA Mezzanine
Card (FMC) sockets with a large array of configurable I/O and
high-speed links up to 10 Gbps. This paper presents test results
from the first set of pre-production prototypes and reports on
the application in High Energy Photon Source in China.
Index Terms—high energy physics experiments, modular elec-
tronics, MicroTCA, AMC, FMC.
I. INTRODUCTION
THE Micro Telecommunications Computing Architecture(MicroTCA) standard[1] is a modern platform that is
gaining popularity in the area of HEP experiments[2][3]. The
main advantage of this architecture is high-level reliability,
availability and maintainability. The concept for developing
the uFC is an FPGA-based development platform designed
to serve general purpose control and data acquisition system
residing either inside a MicroTCA crate or stand-alone on a
bench with high-speed optical/Ethernet links. Figure 1 shows
a picture of the pre-production uFC, highlighting two SFP+
connectors, hard gold AMC edge connector, two high-pin
count (HPC) compatible FMC[4] sockets and 8GB DDR3
SODIMM (small outline dual in-line memory module). By
basing the uFC on existing hardware, extracting commonality
between projects, the development time for experiment can
be short by reusing design components, including hardware,
firmware and software.
This paper has the following structure: Section II and III
describe the hardware and firmware design of the uFC. In
Section IV, we compare the hardware scheme with two other
double-width FPGA-based AMC with dual-FMC. The perfor-
mance evaluation and the first results from the application in
High Energy Photon Source (HEPS) are demonstrated in the
Section V.
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II. HARDWARE
Designed as a middle-size, double-width AMC, the uFC is
suitable for MicroTCA-based scalable system, as well as for
bench-top prototyping. Figure 2 shows the block diagram of
the uFC.
A. FPGA
Based on the Xilinx Kintex-7 XC7K325T-2FFG900I FPGA,
the application allows designing a cost-effective and still
powerful controller supporting sixteen links with rate up to
10 Gbps.
B. Memory
• Up to 8G-Byte DDR3 SODIMM with 64-bit wide data
bus, capable of data transfer rate up to 64 Gbps at 500
MHz.
• 32M-Byte SPI Flash Memory for storing the FPGA
firmware bitstreams.
• 2K-bit IIC EEPROM with EUI-48TM Node Identity, pro-
viding a unique node Ethernet MAC address for mass-
production process.
C. Communication & Networking
Considering board to board transmission, the FPGA should
communicate with other devices using high-speed point to
point connections provided by the serial transceivers. The
applied Kintex-7 FPGA allows a maximum throughput up to
10.3125 Gbps (speed grade -2). But unfortunately, it provides
a hardware IP block for the PCI-Express 2.0 with 5 GT/s. This
may upgrade to the PCI-Express 3.0 by a software IP solution.
The uFC supports 1/10 Gb Ethernet connection on port 0 and
1, and PCI-Express x4 on port 4-7 for MicroTCA backplane.
Taking advantage of the flexibility of the FPGA, the uFC gives
users the possibility of implementing various other high-speed
protocols instead of PCI-Express. Besides, the uFC carries two
SFP+ connectors in order to interface to other board through
optical link or to a PC through 1000BASE-T SFP transceiver
module[5] and a category 5 cable while in bench-top operation.
D. Expansion Connectors
The uFC input/output capability can be further enhanced
with two HPC-FMC sockets. Each has 4 GTX transceivers,
116 single-ended or 58 differential user defined signals (34
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Fig. 1. Front (left) and back (right) pictures of the uFC with the Xilinx Kintex-7 FPGA and two HPC compatible FMC sockets for generic input and output.
In the left picture, the AMC edge connector is located on the left side of the board while the front panel is on the right.
FPGA
FMC0
HPC
DDR3
SODIMM
FMC1
HPC
SFP+
x2
AMC
uCPOWER
Bank
32, 33, 34
B
an
k
16
, 1
7
, 1
8
, 1
1
8
B
an
k
12
, 1
3
, 1
5
, 1
17
Bank
0, 14
B
ank
116
, 13
B
ank
115
, 116
, 14
CLK
CLPD
Fig. 2. The block diagram of the uFC
LA & 24 HA). The Vadj supports 1.8V, 2.5V, or 3.3V. These
sockets allow the use of a variety of mezzanines for various
applications, for instance by mounting ADC/DAC module for
front-end, or connecting clock, trigger and control module to
back-end. Moreover, the front and rear panels provide four
LEMO input/output connectors for external clock and trigger
function.
E. Module Management Controller (MMC)
ARM Cortex-M7 microcontroller is used as the MMC for
the board initialization when in a MicroTCA crate as well
as for other management tasks, e.g. temperature, voltage,
current monitoring and FPGA control (payload reset, firmware
reload, and check status of booting). The original firmware
of the MMC was written by CERN MMC project[6]. It is
compliant with the Intelligent Platform Management Interface
v1.5 standard as well as the PICMG extension for xTCA.
We migrated this project from Atmel AVR to ARM Cortex-
M7. The microcontroller monitors and controls all DC/DC
converters via PMBus with the help of two UCD90120A chips
from Texas Instruments. If the current of the FMC module
exceeds the limitation, the UCD90120A will turn off power for
FMC automatically and report to the MMC. The temperatures
are measured under the DC/DC converters and also directly
on the FPGA die. The MMC supports the firmware upgrade of
the microcontroller and the FPGA using the HPM.1 protocol.
The MMC firmware can be debugged using a virtual serial
port, available through USB connection.
F. Clocking
The uFC offers input clock sources (Figure 3):
• Fixed Oscillator with single-ended 25 MHz through
CPLD (Complex Programmable Logic Device).
• Fixed Oscillator with differential 125 MHz for 1G Eth-
ernet.
• Fixed Oscillator with differential 200 MHz for FPGA IO
Delay.
• Programmable Oscillator with 156.250 MHz as the de-
fault output. Default frequency targeted for 10G Ethernet
applications but oscillator is programmable for other end
uses.
• LEMO external clock input and output in front and rear
panels.
• AMC FCLKA, TCLKA and TCLKC input. TCLKB and
TCLKD output.
• FMC CLKx C2M, CLKx M2C and GBTCLKx M2C
clocks.
• VCXO and TCVCXO support the White Rabbit clocking
which provides sub-nanosecond synchronization.
• Jitter attenuated clock by programmable clock multiplier.
Based on cross-point switches and programmable clock mul-
tipliers, the clock distribution circuit offers a large selection
of input clock sources (e.g. the LEMO connectors in the
front/rear panel, the AMC clocks, the FMC clocks, or onboard
oscillators). This makes the uFC give users the possibility
of implementing various high speed serial data protocols for
custom applications.
G. External Power
In bench-top prototyping, a 12V adapter is used as input
power, and a switch helps to bypass the AMC initialization in
MMC and 3.3V Management Power.
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Fig. 3. Clock generation and distribution in uFC
H. Configuration
Xilinx allows configuring and debugging the FPGA through
JTAG with download cables such as the Platform Cable USB II
or Digilent USB cable. Users can access to the FPGA through
the MicroTCA crate or JTAG header. The CPLD in the uFC
acts as a bridge selecting the JTAG master source between the
JTAG header and AMC JTAG lines (shown in Figure 4). When
an FMC card is attached to the uFC, CPLD automatically adds
the attached device to the JTAG chain as determined by the
FMC HPC PRSNT M2C B signal. The attached FMC card
must implement a TDI to TDO connection via a device or
bypass jumper for the JTAG chain to be completed.
III. FIRMWARE
In order to simplify the application-specific development
process for users, the uFC delivered a system core imple-
mented all basic functions such as the Gigabit TCP/UDP
Ethernet link based on SiTCP[7], the MMC communication,
the control of the clock circuitry and the interface with the
DDR3 memory and I2C/SPI device.
IV. COMPARE WITH OTHER FPGA-BASED AMC WITH
DUAL-FMC
With the popularization and development of MicroTCA,
various FPGA-based AMCs with dual-FMC have been used
in HEP experiments (e.g. LHC, E-XFEL, J-PARC). DAMC-
FMC25 is one which developed by DESY[8], transformed
into commercial product by CAENels[9]. Its fast links are
also dedicated to the MTCA.4 standard use of the board
with 42 differential pairs and 2 GTX 6.5 Gbps to the
RTM Zone-3 connector. FC7[10], Built upon the success of
existing hardware developments - the Gigabit Link Interface
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Fig. 4. JTAG programming connections in the uFC
Board (GLIB)[11], is a new generation AMC for generic
DAQ and control applications in CMS. Table I summarizes
the differences and similarities between DAMC-FMC25, FC7
and uFC. We chose smaller FPGA considering the tradeoffs
between cost and performance, replaced the RTM with SFP+
and LEMO connectors for bench-top prototyping.
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TABLE I
COMPARISON TABLES FOR DAMC-FMC25, FC7 AND UFC
DAMC-FMC25 FC7 uFC
FPGA
XC5VFX70T/
XC5VFX100T
2FFG1136
XC7K420T
FFG1156
XC7K325T
FFG900
Memory 256MB DDR2 0.5GB DDR3 Up to 8GB DDR3 SODIMM
FMC
x2
IO 68 68 116
MGT 2/4 12/8 4/4
Communication
SFP+ - - 2
AMC high-speed
connectivity
Port 0, 1, 4∼7, 12∼15
Class D.1. for RTM
Port 0∼11
Without RTM
Port 0, 1, 4∼7
Without RTM
LEMO/SMA 1 2 4
White Rabbit (WR) - - Yes
V. EXAMPLE USE IN HEPS
The flexibility of the uFC with its variety of interfaces
enables it to be used in various configurations. We adopted it
as part of the second generation hybrid pixel detector (HEPS-
BPIX)[12] for the HEPS in China. This prototype system was
assembled with sixteen front-end modules including 1M pixels
in total, covering an area of 16.32 cm x 18.3 cm (Figure 5).
The data acquisition was provided by a single server through
four 10G Ethernet, achieving a data rate of 2.3 GB/s in all at
16-bit, 1.2 kHz frame rate.
Fig. 5. Photo of the second generation HEPS-BPIX detector.
Figure 6 shows an overview of the system architecture
including the 16 front-end modules and one uFC. The uFC
distributed clock and trigger signals to front-end modules and
forward packets between front-end module and DAQ via 10G
Ethernet.
The connectors for two FMC cards and the cooling block for
the FPGA can be seen in Figure 7. The two different FMC
cards for front-end and back-end were designed. The front-
end FMC had four Molex Nano-Pitch I/OTM connectors, and
each defined 9 differential pairs for 10 GE, JTAG, clock and
trigger signals. The back-end FMC was equipped with four
SFP+ optical transceivers connected to data server. The X-ray
image taken using the second generation HEPS-BPIX system
is shown in Figure 8.
A new 16M pixels detector will be released at the beginning
of 2019. Built with 100 front-end modules, this detector will
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Fig. 6. Block diagram of HEPS-BPIX detector. The assembled front-end
modules plug and play into the uFC in daisy chain via Molex Nano-Pitch
I/OTM Interconnect Cable. The uFC connects to DAQ with four 10G Ethernet
cables
Fig. 7. uFC with Quad SFP/SFP+ transceiver FMC and Quad Molex Nano-
Pitch I/OTM Interconnect FMC mounted.
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Fig. 8. X-Ray image of fish. The X-rays were produced by an Au tube
powered at 20 kV.
equip with MicroTCA crate to handle high volumes of data,
even 115Gbps or more. The current 10 GE links between
back-end board and DAQ will be replaced with PCI-Express
interface. Thanks to the feasibility of the uFC, no hardware
need to be redesign, and most firmware and software can be
reused.
VI. SUMMARY
The uFC is an FPGA-based MicroTCA compatible AMC
targeting generic system control and data acquisition in HEP
experiments. The presence of the HPC FMC sockets is a
big advantage as they provide additional clock signals, user-
specific I/O and high-speed transceivers that can be used to
extend the connectivity as well as the I/O bandwidth. With
the prototype system, we have successfully demonstrated the
feasibility of the uFC, including some of its important features
such as 10G transceivers, clock and trigger function.
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